This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

CCS/TMS320F28075: How can CLA achieve low ADC sample to output delay?

Part Number: TMS320F28075

Tool/software: Code Composer Studio

From F28075 Technical Reference Manual , I read fllows:

The Control Law Accelerator extends the capabilities of the C28x CPU by adding parallel processing.Time-critical control loops serviced by the CLA can achieve low ADC sample to output delay.

But I don't know how to use CLA to achieve low ADC sample to output delay? Do you have example or more detail about it?

  • user,

    Please refer to the section "ADC Early Interrupt Response to CLA Response" in the TRM.  This section explains how the CLA can be ready to read the ADC value soon as the result is available.

    You may also find this technical brief interesting: Accelerators: Enhancing the Capabilities of the C2000™ MCU Family (SPRY288)

    Regards

    Lori