• State Resolved
  • Locked Locked
  • Replies 1 reply
  • Subscribers 81 subscribers
  • Views 294 views
  • Users 0 members are here
Support feedback
Options
Options
Similar topics

This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

TMS320C28346: TMS320C28346 XINTF question

Strong ZHANG
Expert 4300 points
Part Number: TMS320C28346

Hi Team,

My customer  want to use TI C28346 to connect one parallel NOR Flash (1 M x 16bits), one parallel SRAM (1 M x 16bits) and internally set McBSP-A inputs in DMA mode. they plan to use XINTF Zone6 (XZCS6/) for parallel NOR Flash (boot-mode), XINTF zone 7 (XZCS7/) for SRAM. XITNF0 Zone 0 (XZCS0/) for McBSP DMA inputs, is it ok to do this configuration?

I see from the TRM that each XINTF zone on 2834x device can be individually configured with unique read and write access timing and each has an associated zone chip-select signal. This chip-select signal is pulled low so that an access to that zone is currently taking place. On 2834x device, all zone chip select signals are independent.

but I am not sure whether XITNF0 Zone 0 can be use for  McBSP-A DMA inputs.

  • 0
    TI__Guru 62975 points

    Strong ZHANG said:
    I see from the TRM that each XINTF zone on 2834x device can be individually configured with unique read and write access timing and each has an associated zone chip-select signal. This chip-select signal is pulled low so that an access to that zone is currently taking place. On 2834x device, all zone chip select signals are independent.

    Yes, this is correct.  It will be fine to boot from Zone 6 with other external memories connected.

     

    Strong ZHANG said:
    but I am not sure whether XITNF0 Zone 0 can be use for  McBSP-A DMA inputs.

    I do not understand this comment.  McBSP and XINTF are unrelated peripherals and interfaces.  Can you clarify how this is meant to behave?