This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

TMS320F2812: WDFLAG Errata problem

Part Number: TMS320F2812

Dear sir/madam,

On your errata document SPRZ193R you stated in page 17:

" The WDFLAG bit in F281x devices cannot be used to reliably distinguish a watchdog initiated reset from a power-on (or warm) reset."

Can you purpose me an other way to distinguish between these two resets?

Thanks,

Zeev

  • Zeev,

                One approach would be to use a R-C circuit connected to an available GPIO pin. If the time-constant is correctly chosen, this pin would be sensed low upon a power-on-reset. For subsequent WD initiated resets, this pin would be sensed high, since the cap would have charged fully. Another approach would be to write a known value to a RAM location upon power-up and checking this value after subsequent resets. RAM contents are random at power-up and are not disturbed across warm resets. Regardless of the solution you choose, please ensure it is tested thoroughly across voltage and temperature corners.

  • Thanks Hareesh for your fast response.

    Since we can't add R-C circuit, I will implement your software suggestion.

    I will let you know, if your solution works properly.

    Zeev