Hi,
It looks like there are some tricky synchronization requirements across all 4 ADCs and just wanted to make sure this was OK.
If ADC-A & B are configured for 12-bit single ended and ADC-C & D for 16-bit differential. They can be configured once at the beginning and left that way as long as their conversions do not over lap in time.
The data sheet current just says no supported for Asynchronous operation instead of giving a performance number. I know the part is preliminary... Will the situation in Figure 20-21 of the TRM where ADC-A is 12 bit and ADC-B is 16-bit and they have the same S+H time and same trigger but finish at different times ever be supported or its performance degradation spec'ed.
Thanks,
Jennifer