• State TI Thinks Resolved
  • Locked Locked
  • Replies 2 replies
  • Answers 1 answer
  • Subscribers 83 subscribers
  • Views 304 views
  • Users 0 members are here
Support feedback
Options
Options
Related

This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

TMS320F28379S: SPLL_1PH_NOTCH Synchronizing

JHi
Expert 2730 points
Part Number: TMS320F28379S

Hi,

If I use the SPLL_1PH_NOTCH library (or any other SPLL implementation from DigitalPower SDK), is there a way to know if the SPLL has locked/synchronized or not?

JHi

  • 0
    Expert 2730 points

    And a follow question:

    Shouldn't the fo (Output frequency of PLL(Hz)) be stable when locked/synchronized? At the moment it is changing between 20 and 90, but if I use the sine part to toggle a pin (when it changes the sign) it is synchronized to my sine produced with waveform generator.

    JHi

  • 0 in reply to JHi
    TI__Mastermind 43730 points

    Jhi,

    We did not add a filter to the output of the frequency from the PLL and hence you see the f0 jump around, that is the PLL action happening, The jumps will be commensurate to noise in the system as seen by the PLL. 

    You can put a low pass filter on it and observe the value.

    regards

    Manish Bhardwaj