Other Parts Discussed in Thread: C2000WARE
Hi expert,
My customer meets below phenomenon when developing F28069: Their on-chip watchdog timer is set to around 838ms while erasing a sector with flash API takes around 2s. They didn't disable the dog when do the erase task but the F28069 is not reset.
They guess the flash API will put CPU into halt mode so that watchdog didn't go overflow but they can't find any support for this from TI's documents. It seems halt mode can only be entered by executing some CPU instruction.
Could you help me check if "CPU will enter halt mode when perform a flash erase so that watchdog will not over flow"? I want the answer for both F280049 and F28069 separately.
Thanks
Sheldon