• State Resolved
  • Locked Locked
  • Replies 3 replies
  • Answers 1 answer
  • Subscribers 83 subscribers
  • Views 267 views
  • Users 0 members are here
Support feedback
Options
Options
Related

This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

TMS320F28379D: Seeking CLB Synchronizer Information

Ed Sanders
Genius 4065 points
Part Number: TMS320F28379D


Greetings,

According to spruhm8i, each CLB input contains a selectable synchronizer.  Other than the mention of its existance and the register to select it, I have been unable to find anything which explains the function of this block.  So a few questions:
  1. Is there any documentation which describes the synchronizer and the delays associated with its use?
  2. Can I assume that the synchronizer uses the same clock as the CLB tiles?
  3. Can I also I assume that the delay from the output of the synchronizer is such that its output can be clocked within the tile, even after going through a lot of combinatorial logic?
  4. Due to setup and hold considerations, could it ever miss a one clock pulse such as a PWM CTR=x signal (see Table 26-1)?
  5. Due to setup and hold considerations, could it ever miss a one clock pulse which entered the input via AUXSIGx from another tile (see Table 26-1)?
Thank you,
Ed
  • 0
    TI__Expert 3720 points

    Hi,

    I have taken your feedback and notified the team to add more details about CLB Input Filter and Synchronizer blocks to the TRM in the next revision. Meanwhile you can can post your clarifications over here to get your queries resolved.

    You can make use of CLB_INPUT_FILTER Register to configure the input filter and synchronizer, documentation on this register is available as part of CLB TRM chapter. For timing related information, refer to the device datasheet.

  • 0
    TI__Guru 52040 points

    The synchronizer is a flip-flop that synchronizes the CLB Input to the CLB Tile clock, in this case for F2837xD the CLB tile clock is the ePWM clock. There will be a cycle delay once you enable it. The PWM CTR=x is already a synchronized input. You need to enable the synchronizer on CLB inputs that come from XBARs, GPIOs and other async sources. We will be updating the TRM to include which CLB input sources are ASYNC and the synchronizer must be enabled on them.

  • 0 in reply to Nima Eskandari
    Genius 4065 points
    Hi Nima,
    Thank you.  This is the information which I needed.  I can move forward now.  Thanks for your help.
    Regards,
    Ed