This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

TMS320F280049: do not have enough general I/O

Part Number: TMS320F280049

Dear TI engineers,

        Recently, I use 280049 to replace 28069. After I made a diagram of different pin, I found 280049 which does not have enough general IO. Now, function of unused pin in 280049 are PGAx_IN, CMPx_HPx, CMPx_LPx, CMPx_HNx, CMPx_LNx, AIOx. 

        But, it seems that these pins could not be used for general IO function. So, do you have any idea?

        Looking forward for your reply, best wishes for you.

  • Coke,

    AIO pins can be used a GPIO input only pins. Please check the description below. Regarding your concern about insufficient GPIO pins, we clearly specify the number of GPIO pins available in Table 3-1 Device Comparison table. I hope you had reviewed this table before you chose your device.

    Regards,

    Manoj

  • Hi,

            Manoj, I am so glad to receive your reply. Now, I have some questions about 280049.

            1. I also see chapter 4.4.2, but only 21 pins which come from 224 to 246 could I find. So, where are the rest of GPIO/AIO?

            2. I notice the source which come from 16 to 127 in Fig19-3 which shows ecap source. What mean "other source" represent? How to config these source if I want to use these for ecap function.

            Looking forward for your reply, best wishes for you.

  • Hi,

            Manoj, I made a mistake to click your reply as the resolved issue. Should I ask this question in new page? 

            Then, how should I do to resolve my issue.

            Looking forward for your reply, best wishes for you.

  •         1. I also see chapter 4.4.2, but only 21 pins which come from 224 to 246 could I find. So, where are the rest of GPIO/AIO?

    Yes, you have only 21 AIO pins available to use. Table 3-1 Device comparison table also mentions only 21 AIO pins.

    AIO235, AIO243 is not pinned out and rest of the AIOs are reserved.

    2. I notice the source which come from 16 to 127 in Fig19-3 which shows ecap source. What mean "other source" represent? How to config these source if I want to use these for ecap function.

    Other sources from 16-127 are mentioned in Table 19-1 eCAP Input Selection Pg:2082 in TRM

    Regards,

    Manoj

  • Hi Manoj,

            I have some questions after I saw the Table 19-1.

            In the picture I sent, the ecap source could be chosen from red arrows. But, these source are not pins. Could I think pins of CMPSS could be used for cap function when I deploy related register rightly? If this thought was right, how should I deploy?

            Other question is shown in next picture.

            Could I think pins of CMPSS could be deployed as the function of epwm?

            Looking forward for your reply, and best wishes for you.

  • Coke,

    CTRIPH / CTRIPL are internal signals from CMPSS module to ECAP. These signals are not bonded out on device pins. Also, ECAP signals could not be chosen by the red arrows you mentioned. They have the chosen as shown below. The same argument applies to EPWM XBAR.

    Regards,

    Manoj

  • Hi Manoj,

            I do not know the answer clearly. The picture you send is same as mine. Is that mean I could deploy pins of CMPSS to used as ecap and epwm?

            And, if  pins of CMPSS could not be used as ecap and epwm. What other function could pins of CMPSS applied to? Pins of CMPSS should be used for some other function because pins of GPIO output are needed.

            Looking forward for your reply, and best wishes for you.

  • Coke,

    In your figure you attached, it looked as if 119:115 can be used to configure CTRIPH / CTRIPL. I wanted to highlight to you it is not the case, you need to use 126:120 to use CTRIPL / CTRIPH. If it is clear to you, please ignore the message.

    As I mentioned in the previos post,  CTRIPL / CTRIPH are internal signals (output of CMPSS signals) which go to XBAR. These signals are not accessible in device pins. You also don't have a way to directly connect CMPSS pins to XBAR. Please check the below diagram.

    Regards,

    Manoj

  • Hi Manoj,

            The picture you sent shown pins of CMPSS could be used for epwm and GPIO. And picture I sent blow also mean that.

            Could I think that?

            Looking forward for your reply, and best wishes for you.

    • CTRIPL / CTRIPH signals in the diagram can be configured as trip input signals to EPWM module.
    • CTRIPL / CTRIPH signals in the diagram can be brought out on GPIO using OUTPUT XBAR.

  • Hi Manoj,

            Thanks for your explanation. I understand a little bit. 

            The meaning you replied is pins of cmpss could be used for input to trip EPWM module, but they could not used for generate pwm by themself. The function of generate pwm should be epwm pins. So do the function of high and low voltage level generating like GPIO. 

            But, in my design, CMPSS and PGA function are not used. I need some GPIO pins to input and output. So, I want to exchange some pins' function in order to save some GPIO pins.

            Now it seems that this idea is not working. Is there any idea could I attempt?

  • We don't have a way to convert your CMPSS / PGA pins as GPIO pins. Your only option would be to see whether you can use AIO pins as GPIO input pins.

  • Hi Manoj,

            Thanks for your patient and careful explanation. 

            I would like to close this question.