• State Resolved
  • Locked Locked
  • Replies 2 replies
  • Subscribers 82 subscribers
  • Views 341 views
  • Users 0 members are here
Support feedback
Options
Options
Related

This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

TMS320F280049: Relation with ADC Characteristics (INL/DNL) and ADCCLK

tao liu
Prodigy 131 points
Part Number: TMS320F280049


Hi, experts

It is clear that when ADCCLK increasing the INL/DNL is getting worse in 28035. And it is noted in datasheet.

Is there similar performance in 280049? The <Table 5-42. ADC Characteristics> in TMS320F28004x Microcontrollers datasheet (Rev. E) does not have such infomation.

Thanks.

  • 0
    TI__Guru 60865 points

    Hi leaonliu,

    ADC performance will be at the datasheet rated values or better for 5MHz < ADCCLK < 50MHz (the range of valid ADCCLK as specified in the ADC operating conditions table). 

    • There won't be much noticeable difference in ADC performance over this range. 
    • In general there isn't really any advantage to intentionally running the ADCCLK slower than 50MHz (or the max speed < 50MHz you can get given the available dividers if SYSCLK isn't 100MHz).  
      • The clock is gated when not in use, so there are no power savings

     

  • 0 in reply to Devin Cottier
    Prodigy 131 points

    Thanks for your reply!