This thread has been locked.
If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.
I didn't see any connection for PDI interface and SYNC、LATCH、PROM、is it connected by inner connection?
By inner CM bus,so we just read datas by register of ETC or RAM ?
By Xbar to EMIF,so we just read datas by register of EMIF?
How much IO resource will be needed for inner connection of ETC Ip ?
I didn't see any connection for PDI interface and SYNC、LATCH、PROM in schematics of TI demon board .
Hello
The PDI is an async 16-bit bus internally connected to the core that owns the IP (CPU1 or CM).
In C2000Ware under libraries/communications/EtherCAT, you'll find our software examples that show how to use EtherCAT on the device. This includes HAL drivers that show how to read/write across the PDI.
For the IOs required, EtherCAT requires ~36 GPIOs. You can see more on this if you use the Pinmux tool at https://dev.ti.com/
The peripherals and integration of interrupt, sync, latch signals, etc are detailed in the EtherCAT technical reference manual chapter.
Best regards
Chris
In reference shematics of TI demon board ,there are 2 PHYs needed for ECAT,there are 36 I/O pins of F2838X needed,it will cost much IO resource.Can I use a highly integrated 2 or 3-port switch IC to save IO resouece?
Hello
No, the requirement of the 2 PHYs is defined by the EtherCAT protocol and that would have to be followed to be compliant.
Best regards
Chris