• State Resolved
  • Locked Locked
  • Replies 7 replies
  • Answers 1 answer
  • Subscribers 83 subscribers
  • Views 219 views
  • Users 0 members are here
Support feedback
Options
Options
Similar topics

This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

TMS320F28335: TMS28335 - ADDRESS BUS AND EXTERNAL CONTROL OF CS, RD ,WR

Kaushik Prajapati
Intellectual 350 points
Part Number: TMS320F28335

Hello Sirs,

I have used TMS320F28335 in my design.

I am operating ADC(Parallel Interface) using the XINTF module of 28335.

Now the problem is I have used CS, WR, and RD signals as a GPIO instead of XINTF modules.

I put the data on the address bus and the next instruction is to activate CS low. But before the execution of the next instruction, my Address bus is getting ideal. It is not retaining its value.

So Is it possible to use the Address bus, and the external GPIO mapped CS, RD, and WR?   

  • 0
    TI__Guru 50531 points

    Kaushik,

    ADC expert. for this device is out of office on Monday. We should be able respond by Tuesday.

  • 0
    TI__Guru 62975 points

    Kaushik Prajapati said:
    So Is it possible to use the Address bus, and the external GPIO mapped CS, RD, and WR? 

    The XINTF is designed to treat memory accesses as atomic operations where the state machine controls all relevant ASRAM signals.  There is no way to synchronize the XINTF and GPIO activity with your current configuration.  I recommend a scheme that allows the XINTF to retain control over the CS, WR, and RD signals.

  • 0 in reply to tlee
    Intellectual 350 points

    thanx for the reply,

    Sir,

    Can I take DATABUS through the XINTF module and CS, WR signals as GPIOs? 

    Address bus, I will take it as GPIOs.

  • 0 in reply to tlee
    Intellectual 350 points

     Sirs,

     OK, I have recorded waveforms, Address bus, and Data Bus both are retaining its values except the XA0 signal.

     So  I have taken XA0, RD, WR, CS (more than 8 CS has been taken in my app) as GPIOs. And Address bus and Databus are handled by the XINTF module.

     It is working fine with the above configuration.

     My question is " Is it reliable to work with this configuration. because I have already my PCBs assembled?"  

  • 0 in reply to Kaushik Prajapati
    TI__Genius 14061 points

    Hi Kaushik,

    Based on tlee's previous reply, I do not think we can recommend dividing the XINTF signals this way, but will let him confirm when he is back in office, tomorrow.

    Regards,

    Joe

  • 0 in reply to Kaushik Prajapati
    TI__Guru 62975 points

    Kaushik,

    We are not able to provide official guidance as to the reliability of your configuration because it is used in an unsupported manner.

    The XINTF behavior is determined by a hardware state machine so your observed behavior is very likely to repeat.

    -Tommy

  • 0 in reply to tlee
    Intellectual 350 points

    Understand,

    Thank you sir for your support.

    Reagrds,