TMS320F280049C: Scheduling with zero latency interrupts

Kai Schiffer1

Part Number: TMS320F280049C

Hello,

I use Sys/Bios on a F280049C for an motor application. The ADC interrupt calls an ISR every 50us. Because of jitter I had to execute it as a zero latency interrupt. Now I want to create a second task which is executed synchronous to the ADC interrupt every 200us. But the jittering is not important and it could be managed by the kernel dispatcher. What is the best way to do this?

over 4 years ago

0 Kai Schiffer1 over 4 years ago

Prodigy 120 points

Addendum:

I have now placed a hwi_post() in the zero latency ISR. This will now request another HWI every 200us. But this one is then registred on to the Sys/Bios as a HWI.

Does that make sense so far?

0 Whitney Dewey over 4 years ago in reply to Kai Schiffer1

TI__Guru 53995 points

That sounds fine to me. There are some training slides on zero latency interrupts here that do indicate that Hwi_post for a SYS/BIOS managed interrupt is safe to call in a non-SYS/BIOS ISR. Is it working like you want it to?

Whitney

C2000™︎ microcontrollers

C2000 microcontrollers forum

TMS320F280049C: Scheduling with zero latency interrupts