Part Number: TMS320F280049
I'm having some difficulty getting the TX fifo to generate an interrupt on the I2c module of the 49. Is there any secret gating between the fifo interrupt line and the epie? Were fifo interrupts fully validated? Is it possible design forgot to hook this line up? What am I missing?
Looking at the module, I have the fifos turned on and out of reset, the interrupt is enabled in the module, and there is an interrupt pending:
If I haven't forgotten all my C2000 arch, that means I should see PIE IFR 8.2 set, but I do not:
One more piece of information, I can get normal I2C ints on the other vector. I have not tested the RX fifo interrupt because I can't receive until I can transmit.
Thanks,
Trey


