• State Resolved
  • Locked Locked
  • Replies 1 reply
  • Subscribers 82 subscribers
  • Views 353 views
  • Users 0 members are here
Support feedback
Options
Options
Related

This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

CCS/TMS320F28388D: ADC clock sources in F28388D

harshit agarwal
Intellectual 720 points

Part Number: TMS320F28388D

Tool/software: Code Composer Studio

Hi

Ti

in previous f28335 clock source was HSPCLK what is the replacement of HSPCLK in F28388D.

 

what are all ADC clock sources in F28388D.

Thanks 

  • 0
    TI__Guru 60865 points

    Hi Harshit,

    Each ADC has an individual clock divider to derive ADCCLK from SYSCLK.  You should set this to get as close to 50MHz as possible without going over. 

    The S+H is clocked from SYSCLK, so there is no jitter from when triggers arrive to when the S+H starts. 

    The ADCCLK does not begin clocking until the conversion phase starts, so there is no jitter between end of S+H and start of the ADC conversion and there is no power savings for using a slower ADCCLK.