• State Resolved
  • Locked Locked
  • Replies 1 reply
  • Subscribers 82 subscribers
  • Views 601 views
  • Users 0 members are here
Support feedback
Options
Options
Related

This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

TMS320F28379D: ADC

Gp
Intellectual 695 points
Part Number: TMS320F28379D


I set my Internal ADCA to be a 12 bit. I Configured SOC of ADC-A to happen at every 300ns using CPU Timer 0. I generated an ADC-A Interrupt when ADC conversion finishes (ADC-A interrupt generated at every EOC). I set my AQPS=14 (75ns). Now How can I conclude that time of interrupt generation?. Though My AQPS is 75ns, will EOC occurs every 75ns? and hence interrupt occurs every 75ns?

  • 0
    TI__Guru 62975 points

    Ganeshapandi,

    You should expect to see interrupts generated at the triggered rate (300-ns), but phase-shifted according to your ADC Interrupt Mode (Early or Late).  A common method for confirming this is to perform an activity in the ISR such as toggling a GPIO pin, or recording the value of a time counter that is synchronized with your trigger source.  You will need to make sure that the ISR servicing time is shorter than your triggering rate.

    You can find timing diagrams such as this in the TRM and datasheet:

    -Tommy