This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

TMS320F28379D: CLB EQEP Peripheral Signal Multiplexer Question

Part Number: TMS320F28379D

Greetings,

I am looking at the TRM and need a clarification of the EQEP Peripheral Signals in Table 26-3 Peripheral Signal Multiplexer Table and where they go. If I am interpreting Table 26-3 and Figure 17-5 in the EQEP section correctly, the CLBx_OUT0_1 (QA), CLBx_OUT1_1 (QB), CLBx_OUT2_1 (QDIR), and CLBx_OUT3_1 (QCLK) go to the internal QA, QB, the output QCLK, and the output QDIR respectively, and not to any GPIO. Is this the correct assessment? If not, what am I missing?

Thank you,

Ed