Hello
I want to generate the ACLK with internal low frequency VCO.
What register settings we need to do for this ?
What is the ACLK source by default after power on ?
Thanks
Manish
This thread has been locked.
If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.
Hello
I want to generate the ACLK with internal low frequency VCO.
What register settings we need to do for this ?
What is the ACLK source by default after power on ?
Thanks
Manish
Manish,
It's helpful if you detail which TI part you are using since the register settings can different between families. As for the power on source for ACLK there isn't one. On a POR the MSP430 is sourced from the DCO at ~1MHz with all other clocks disabled.
Cheers,
Darren
Hello Darren
We are using MSP430G2102 in our project.
We have'nt connected any extenal crystal.
We want to generate ACLK by internal VLOCLK.
Pls provide the register setting .
Thanks
Manish
manish bhatt1 said:We are using MSP430G2102 in our project.
We have'nt connected any extenal crystal.
We want to generate ACLK by internal VLOCLK.
Figure 5-1, Page 274 of the User's Guide shows you how the BCS is wired, including the controlling register bits. Later in that chapter are the register definitions. You should be able to get from Point A to B with that information.
See the 2x family users guide, “basic clock system plus” (BCS+) chapter.
It shows you the default configuration of all registers as well as which bits to change for the desired configuration.
It also has a nice diagram about how the clock system works.
And of course lots of text describing the details.
**Attention** This is a public forum