This thread has been locked.
If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.
Hi community member,
I received questions from my customers about MSP430 JTAG interface for ESD protection.
Please let me confirm the following a question.
Device : MSP430FR6989
[Question]
1-1.Is it possible to insert a resistor between the MSP430 and JTAG debugger for ESD protection?
1-2.If answer is possible, is there a recommended range of resistance values?
2.Is there information other than the data sheet for MSP430 internal circuit of RST, TDO, TDI, TMS, TCK, TEST pin?
Best regards.
Cruijff
Cruijff said:1-1.Is it possible to insert a resistor between the MSP430 and JTAG debugger for ESD protection?
1-2.If answer is possible, is there a recommended range of resistance values?
This (tuned) resistors are already placed inside FET (check FET related schematics). Adding more resistance to JTAG lines can cause failing JTAG communication.
HI Yiding,
Thank you for your reply!
I'll check the application report.
Do you have any of the following information?
Please let me know if you have any information.
Thanks,
Cruijff
HI zrno,
Thank you for your reply!
Do you have any of the following information?
Please let me know if you have any information.
Thanks,
Cruijff
**Attention** This is a public forum