Hello team,
When we send the write command to the DRV8714S-Q1 via SPI like below configuration, which timing is this write command written in the SPI register?
Is this the rising edge of the nSCS?
Thanks.
Regards,
Hirata
This thread has been locked.
If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.
Hello team,
When we send the write command to the DRV8714S-Q1 via SPI like below configuration, which timing is this write command written in the SPI register?
Is this the rising edge of the nSCS?
Thanks.
Regards,
Hirata
Hi Hirata san
Written timing is the rising edge of nSCS.
Just note: This device ignores more or less 16clk command. Therefore device should be written with nSCS rising. Cannot be written with 16th sck due to this error ignoring mechanism.
Could you share why your customer care about this? Timing wise, this difference should not be critical in system.
regards
Shinya Morita
Hi Morita-san,
There is not a concern but we just would like to know the exact timing.
I appreciate your support.
Regards,
Hirata