• State Resolved
  • Locked Locked
  • Replies 1 reply
  • Subscribers 30 subscribers
  • Views 286 views
  • Users 0 members are here
Support feedback
Options
Options
Related

This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

DRV8718-Q1: DRV8718 Function

Ning Li
Intellectual 740 points
Part Number: DRV8718-Q1

Dears,

Customer will  use the DRV8718 with Domain controller.Now they Want to know the following questions,pls kindly help to check it.

1. This chip driver can control 8 half-bridges (4 H-bridges) and can also be used as a high-edge driver. Can the functions of both H-bridge control and high-edge pre-drive be realized at the same time? (If so, can you provide corresponding application cases?)

2. Do IN1 to IN4 control feet correspond only to HB1 to HB4 channels?Such as IN1 to HB2？

3. Is there a priority relationship between IN1~IN4 control pin and SPI control?

Thanks

  • +1
    TI__Prodigy 135 points

    Hi Ning, please see my comments below.

    1) This chip driver can control 8 half-bridges (4 H-bridges) and can also be used as a high-edge driver. Can the functions of both H-bridge control and high-edge pre-drive be realized at the same time? (If so, can you provide corresponding application cases?)

    DRV871x-Q1 can be used to control individual HS loads by leaving the unused GHx driver of the HB disconnected. There should be no issues to have some loads connected as HB and some as just HS/LS, as long as they are connected to the correct loads (example - if 2 channels are used to drive a full bridge, both of those must be used as half bridges). More details in section 8.3.3 of the datasheet, Figure 8-5 shows an example of this use case.

    2) Do IN1 to IN4 control feet correspond only to HB1 to HB4 channels?Such as IN1 to HB2？

    Our PWM mapping allows us to have 4 inputs for 8 channels through a combination of PWM multiplexers and SPI register settings. Each input INx can be mapped to multiple HBx, more details in Section 8.3.3.1.1 and Tables 8-4 / 8-5.

    3) Is there a priority relationship between IN1~IN4 control pin and SPI control?

    See question 2, both INx PWM inputs and SPI registers work together to map any INx to any HBx