This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

DRV8243S-Q1LEVM: Problems with chip debugging

Part Number: DRV8243S-Q1LEVM

Hi,

Our customer encountered some issues while debugging the BDC driver chip DRV8243S, as follows:

When attempting to switch the driver chip from sleep mode to standby mode, raise the nSleep pin and send CLR_ FLT cmd after detecting that the nFault pin is pulled low, nFault pin cannot be raised again and cannot enter standby mode.

Read Fault_SUMMARY Register When the register reads 0 * 60 and POR and nFault are set to 1.

May I ask what may be the cause of this, and do we need additional operation to enter standby mode?

Timing chart for switching from sleep to standby mode:

Thank you!

  • Shelly, 

    Are you supplying VM to the driver?  The EVM requires connection to PC for 5V operation of logic (MSP430) and VM voltage of 12V or so for the driver itself.  Are you providing this to the EVM?

    Regards,

    Ryan