This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

DRV8243-Q1: DRV8243-Q1(S) application questions

Part Number: DRV8243-Q1

Tool/software:

Hi Team,

I have several questions for DRV8243-Q1 (S) below:

  1. From datasheet, when VM drops below VMPOR_FALL, all register will reset. But what's the deglitch time for VMPOR_FALL? 
  2. When reset happened by VM drops < VMPOR_FALL, the out1 & out2 will also be reset. But does out change from Normal out to reset out directly, or out1/2 may has uncertain state during all registers is being reset? 

Thank you!

Marc

  • Hi Marc,

    Please see the below information in the datasheet. 

    1. Before VM reaches VMPOR_FALL the device will detect a VMUV condition after tVMUV time lapses. The second snippet show what happens to the driver status as soon as a VMUV is detected. Then, if the VM continues to decrease, as soon as the VM < VMPOR_FALL the device enters a reset state (all registers and digital are cleared. There is no deglitch for this, it happens immediately. After this event when rise back to > VMPOR_RISE an internal POR condition is realized - see second snippet again. 

    2. Like I mentioned in #1 a VMUV will be detected and corresponding actions will be executed by the device logic internally.

    Regards, Murugavel