This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

DRV2665: Reducing rise time for boosted output signal

Part Number: DRV2665

Tool/software:

Hi all,

I have a biphasing PWM signal being output from my MCU into the DRV2665 to boost the signal's voltage to 100 Vpk-pk. However, the riise time for a a biphasic waveform increases as the amplitude of the analog input signal increases which is causing interference with the negative phase of the waveform. This is not as much of an issue at smaller amplitudes of the input signal where there is a noticeable rise time on the output but it does not change the overall pulse width of the positive and negative phase. At larger amplitudes however, the rise time is large enough to change the pulse width of the different phases and cause interference with each other. 

For reference, DRV2665 is configured with anolog input source and gain of 1 in the 0x01 register and correct start procedure has been followed to clear the standby bit and set the en_override bit in the 0x02 register. The rise time at different strength/amplitude of the input signal is as follows:

15% intensity: 4 us rise time
18% intensity: 6 us rise time
36% intensity: 16 us rise time 
100% intensity: 36 us rise time 

Arguably I can do some calculation to delay the negative phase by the timing provided above in the input PWM signal but that doesn't feel quite right and I would like to actually understand the core issue and resolve it on the motor driver side which is where I suspect the issue is.

Pardon me if I haven't made my setup clear and thus I am happy to provide more info as needed. I appreciate your help in advance.