• State
  • Locked Locked
  • Replies 2 replies
  • Subscribers 31 subscribers
  • Views 200 views
  • Users 0 members are here
Support feedback
Options
Options
Related

This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

DRV8706-Q1: DRV8706

Tapaswi Sali
Prodigy 20 points
Part Number: DRV8706-Q1

Tool/software:

 How will I get to know that a fault is removed for example if PVDD_OV becomes to normal range after an OV fault has occurred, such that I can command the CLR_FLT bit

  • 0
    TI__Mastermind 44605 points

    Hi,

    Thank you for your questions. Will feedback to you on early of next week.

  • 0
    TI__Mastermind 44525 points

    Hi Tapaswi,

    Thank you for your post.

    Tapaswi Sali said:
    How will I get to know that a fault is removed for example if PVDD_OV becomes to normal range after an OV fault has occurred, such that I can command the CLR_FLT bit

    It is not possible to predict an asynchronous event. So in latched mode if you do a CLR_FLT and if the fault is still present the fault will not be cleared. So you can do a periodic (every 10ms or so) CLR_FLT until it stays on without reverting back to a fault. Of course you can monitor the PVDD with an ADC in the microcontroller and make a decision.

    Alternatively you can use the auto recovery mode which will do what you wanted, when normal condition is resumed it will automatically clear the nFAULT and FAULT bit. The PVDD_OV or UV bit will remain latched to indicate a corresponding fault had happened.

    Regards, Murugavel