• State TI Thinks Resolved
  • Locked Locked
  • Replies 1 reply
  • Answers 1 answer
  • Subscribers 30 subscribers
  • Views 263 views
  • Users 0 members are here
Support feedback
Options
Options
Related

This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

DRV8703-Q1: OTSD bit not set after CLR_FLT while temperature remains unchanged

Bengi Long
Intellectual 2210 points
Part Number: DRV8703-Q1

Tool/software:

Hi team,

I am testing DRV8703-Q1 thermal shutdown function, and find that: When T rises above 130 Celsius degree, I can read OTSD is set. After that, I send CLR_FLT to clear OTSD bit, and I cannot read OTSD is set while the temperature remains above 130 Celsius degree. Is this normal? Will OTSD be set again only after T falls below TSD-T(hys), and rises above TSD again?

BR,

Bengi

  • 0
    TI__Mastermind 44685 points

    Hi Bengi

    Thank you for your question.

    DRV move to "shutdown" when Tj reaches to TSD(150C). Then device temp goes down. 

    If you are testing by forcing Ta=130C, it may generate temp gap between Tj and Ta.

    Then DRV goes to shut down mode by TSD. It is hard to explain your behavior, but this gap and device shutdown may impact to your test result.

    >>Will OTSD be set again only after T falls below TSD-T(hys), and rises above TSD again?

    Yes.

    regards

    Shinya Morita