This is in reference to the DRV595 IC by TI. We have a few technical queries which we need some help with
- Our current design makes use of the Master mode. The gain used in the design is 20db with R1 as open and R2 as 20K. This gives the voltage gain as 10. We would like to know if the gain can be reduced further as the datasheet mentions on page 13, a minimum gain of 20db. Our new requirement needs a reduced gain.
2. The gain is set by two resistors R1 and R2 with the GVDD as 6.9V. In the current scenario of leaving R1 as open, what is the voltage that is to be expected at GAIN/SLV pin? Also what are the 4 stages mentioned in the ADC?
Request you to provide the answers ASAP.