• State TI Thinks Resolved
  • Locked Locked
  • Replies 2 replies
  • Answers 1 answer
  • Subscribers 30 subscribers
  • Views 647 views
  • Users 0 members are here
Support feedback
Options
Options
Related

This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

DRV8412: The strange behavior at Fault* pin at the power-up sequency

Ted Xu
Expert 4570 points
Part Number: DRV8412

Hi BU team

DRV8412 was designed for the stepper motor application.  Monitored the Fault* pin timing during the powered-up and found an unsmooth rising edge. 

The issues were showed in two below screenshots.

Would you help check it and share your comments?

Thanks 

  • 0
    TI__Guru** 114905 points
    Hi Ted,

    The following is based on the assumption that VDD and GVDD are using the same supply. Please confirm this is correct.

    Is there an external pullup resistor? If so what is the resistor value and what voltage is the resistor connected?

    The behavior appears to be correct. As VDD increases to approximately 2V the internal circuitry awakens and asserts a GVDD undervoltage fault. The nFAULT voltage appears to be a little higher than expected, but is still a logic low.

    As GVDD reaches ~8.5V typical, the nFAULT is removed.
  • 0 in reply to Rick Duncan
    TI__Expert 4570 points

    Hi Rick

    Thanks for your prompt response. 

    No external pull-up resistor at nFault pin.