This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

DRV8332: Driver "chopping" instead of generating OC or OTE

Part Number: DRV8332

Hello, 

I'm trying to test the maximum phase current the DRV8332 can drive in our design, and I'm experiencing a behaviour that I don't understand. When going to large currents, the device is actively chopping the current whenever it surpasses a certain threshold. This threshold appears to be greater with a bigger heatsink attached, so I assume is not a OC protection limitation, but a over-temperature protection. This chopping is occurring at an audible frequency, so I need to get rid of it. The following capture can be explanatory:

This was captured while driving a DC motor, after applying a ramp ending in a fixed dutty. The current goes to a maximum at the end of the ramp, and then decreases due to the increase of the Rds-on because of an increasing temperature. An OC even would have happened here, I think. But it happens a second after, which I can only associate with a thermal issue. It chops actively for a wile and, as thermal dissipation is not sufficient, OTE finally happens in about 5 seconds.

The OC is configured CBC limit not latching, so this was my first suspect, but the OC_ADJ is connected to a 19.6 kΩ resistor, and this is limiting way under 13 A.

This other capture was taken while controlling a BLAC motor. When the peak (crest) value of the sinus is 8.6 A, the signal is clean and beautiful (good job inside there ;). But when it increases over this threshold (9.8 A in the image), it starts chopping continuously. This can last for a lot of minutes, and no OC or OTE event gets to happen. If the current demand increases a lot more, this chopping gets massive, as shown in the following image, and the sound is very annoying. The RMS value of the current is kinda kept constant, as the sinus changes its shape:

It is generating a 60 Hz sinus by a PWM of 20 kHz. I am using a big 1.2 ºC/W heatsink here, but also tested 5 ºC/W and 7.5 ºC heatsinks and for each one the phenomenon started at lower current, which re-enforces my theory that this is a thermal phenomenon.

Could you explain this behaviour? Is there any way I can avoid it?

Thanks a lot in advance!

  • Hi Ignacio,

    Have you examined the /OTW signal in addition to the /FAULT signal? /OTW is an indicator the junction temperature has reached 115C to 135C. If the /FAULT signal only has asserted, can you determine the reason (GVDD undervoltage)?

    What is the GVDD and PVDD voltage?

    You may have to zoom in to determine if the reason for the fault.
  • Hi Rick,

    Thanks for a fast answer. The /OTW might be difficult to analyse in the circuit, but I agree it can clarify things up, so I'll do.

    VDD and all GVDD_X pins are tied together, and connected to +12 V (50 uF input capacity). PVDD_X pins are also tied together, and connected to the DC bus (max. +48 V, with 20 uF capacity).

    The /FAULT signal is directly connected to the highest priority interrupt input in the DSP, which react in a maximum of 50 ns. But, we have a 1 nF net capacity, and now I suspect that this might be causing the /FAULT signal to not reach the DSP. Which is the output impedance of the /FAULT pin?

    Thanks a lot for your help!

  • Hi Ignacio,

    The impedance of the /FAULT pin can be calculated as Vol/Io. From the datasheet max Vol/Io = 0.4V/0.004mA = 100Ohms.
  • Hi Rick,

    This makes a 1.6 MHz 1st order filter, which should not prevent the /FAULT signal from being detected by the DSP, unless a wrong component is mounted in the place of the 1 nF capacitor. I will check.