• State
  • Locked Locked
  • Replies 3 replies
  • Subscribers 30 subscribers
  • Views 2244 views
  • Users 0 members are here
Support feedback
Options
Options
Related

This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

DRV8323： DRV8323SRTAR reported during the operation of the Gate Driver Fault (GDF) error

Lion
Prodigy 40 points
Part Number: DRV8323

MOSFET is used AUIRFS4010-7P

By reading the status register 1 of the DRV8323S to indicate a GDF error, the read status register 2 prompts for a low-side MOS drive fault that may occur at the low end of the three phases. Re-soldering a new PCB remains the same.

After the oscilloscope measurement found G ring will ring, by modifying the gate drive register to limit the drive current significantly reduced the interference, but the fault still appears.

Carefully read the data sheet, reported that such failure is tDRIVE after the gate voltage does not meet the normal voltage, TDRIVE register is set to 4000ns, the oscilloscope to observe the gate switch time does not exceed 500ns, it can not explain how this error is generated, is not the chip itself Design defects, susceptible to interference and misjudgment?

  • 0
    TI__Guru** 114905 points
    Hi user5185450,

    Do you have scope captures of the GLx and the gates of the FETs?
    What are register settings?
    Do you have any components placed between GLx and the gates of the low side FETs? If so, can you provide a schematic of that section?
  • 0 in reply to Rick Duncan
    Prodigy 40 points
    Sorry, the problem is not solved When I reply to the wrong option.
  • 0 in reply to Rick Duncan
    Prodigy 40 points

    HI,Rick Duncan thank for you reply,

     There is also a phenomenon that the motor is not reported GDF error, or to reduce the gate drive current can delay the failure of the time.

    1)Do you have scope captures of the GLx and the gates of the FETs?What are register settings?

    Read Fault Status1 Register Value = 0x0500

     Read Fault Status Register2 Value = 0x0001 or 0x0004 or 0x0010

    Write Gate Drive HS Register Value = 0x0388

     Write Gate Drive LS Register Value = 0x07AA
     Other Register Defaule Value
    2)Do you have any components placed between GLx and the gates of the low side FETs? If so, can you provide a schematic of that section?
    The following is my reference to the official design of the schematic,Increase the gate drive resistance of 10 ohms, the problem still appears.But the schematic is not shown
    Looking forward to your reply
    Thank you again