Dear Team,
my customer uses DRV8870 in his design. During system configuration there will be signals applied to IN1/IN2 and the VREF voltage (within Abs. max. limits) while VM is not supplied, so the device is in UVLO mode. Are there any concerns that this can stress/damage the inputs IN1/IN2/VREF?
Thanks!
-Joe
