Dear TI:
Please help to check DRV8824 layout of PIN Bout1 and Bout2. Bout1 and Bout2 are not at the same layer, and they intersect at different layers. Will the layout affect the output performance?
This thread has been locked.
If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.
Dear TI:
Please help to check DRV8824 layout of PIN Bout1 and Bout2. Bout1 and Bout2 are not at the same layer, and they intersect at different layers. Will the layout affect the output performance?