• State TI Thinks Resolved
  • Locked Locked
  • Replies 1 reply
  • Answers 1 answer
  • Subscribers 30 subscribers
  • Views 246 views
  • Users 0 members are here
Support feedback
Options
Options
Related

This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

DRV8873-Q1: Two questions for application

Arie Li
Expert 3390 points
Part Number: DRV8873-Q1
Other Parts Discussed in Thread: DRV8873

Hi team,

My customer have two questions about the application of DRV8873-Q1. Could you please help to give some advice?

1. What is the maximum current that nSLEEP pin can withstand?

2. When configured in Independent Half Bridge mode, customer want to connect the load between OUTx and VM. Is it a robust use of DRV8873? Besides the restriction of internal current regulation explained in the datasheet, is there any other risk in such application?

Thank you very much for your help.

B&R,

Arie

  • 0
    TI__Expert 8985 points

    Hi Arie,

    Answers inline:

    1. What is the maximum current that nSLEEP pin can withstand?

    HH-> See highlighted currents below:

    NOTE (1) SDO output current external to the device.

    2. When configured in Independent Half Bridge mode, customer want to connect the load between OUTx and VM. Is it a robust use of DRV8873? Besides the restriction of internal current regulation explained in the datasheet, is there any other risk in such application?

    HH-> No other limitation. When in this configuration and with load connected to VM, be careful that, if the duty cycle is set to 0% when the output is enabled, the motor will speed to 100% and there will be a very large inrush current.