• State TI Thinks Resolved
  • Locked Locked
  • Replies 2 replies
  • Answers 1 answer
  • Subscribers 30 subscribers
  • Views 256 views
  • Users 0 members are here
Support feedback
Options
Options
Related

This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

DRV8705-Q1: Power Domains

Henrik Leegaard1
Prodigy 140 points
Part Number: DRV8705-Q1

Hello MDBU team

I have a question regarding the Power Domains on DRV8705 (PVDD and DVDD)

It is not specific stated in the specification if the IC can handle 3.3V on DVDD voltage domain while 0V is present on the PVDD voltage domain.

If the case above is possible, what are the power consumption on the DVDD rail in standby state (nSLEEP pin high)?
And can PVDD  safely be anbled to (+24V) if DVDD was previously present?

Looking forward to hearing your comments

Regards

Henrik Leegaard

  • 0
    TI__Guru** 114905 points

    Hi Henrik,

    It is not specific stated in the specification if the IC can handle 3.3V on DVDD voltage domain while 0V is present on the PVDD voltage domain.

    Yes, the IC can handle 3.3V on DVDD while 0V is present on PVDD.

    If the case above is possible, what are the power consumption on the DVDD rail in standby state (nSLEEP pin high)?

    We will check and reply by Tuesday.


    And can PVDD  safely be anbled to (+24V) if DVDD was previously present?

    Yes, there is no power sequence required for the device.

  • 0 in reply to Rick Duncan
    TI__Guru** 114905 points

    Hi Henrik,

    If the case above is possible, what are the power consumption on the DVDD rail in standby state (nSLEEP pin high)?

    The current should be between IDVDDQ and IDVDD. Section 8.4.2 of the datasheet described the state of operation