Hi,
Any generic ICT test pad guidelines available for single-ended trace (Trace impedance of 50 ohm) with rise time of 10ns? Can you share if any PCB layout guideline document available?
Which one is recommended from signal integrity point of view?
- Taking small stub of length ~100mils (2.54mm)
- Having test pad on trace