• State TI Thinks Resolved
  • Locked Locked
  • Replies 1 reply
  • Answers 1 answer
  • Subscribers 30 subscribers
  • Views 238 views
  • Users 0 members are here
Support feedback
Options
Options
Related

This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

DRV8320: pin behaviour between EN switch off and sleep mode

HS FAE Germany
Mastermind 32240 points
Part Number: DRV8320

Hello,

Customer wants to use the DRV8320. They use the EN pin to switch of the running motor. They saw for 300us higher currents.

In the d/s it is stated that it needs up to 1ms from EN switch of to be in sleep mode. How are the pins defined in that time? Are they undefined or H/L?

Regards, Holger

  • 0
    TI__Mastermind 21805 points

    Hello Holger,

    When the ENABLE pin is brought low, first there will be a long delay of before the device takes any action. This is because in normal operation the ENABLE pin can be pulsed low (8-40us) to reset fault conditions without the DRV8320 entering sleep mode. During this time the output will still follow the PWM inputs.

    After the DRV8320 registers that it is being commanded to SLEEP, the device begins a shut-down sequence. Any gate driver that is ON must be turned OFF, so all high-side and low-side gates apply the sink setting of IDRIVE to turn off the MOSFETs. After TDRIVE, all MOSFET gates should be 0V, so the MOSFETs should be OFF. At this point, the gate driver is disabled and the gates are pulled down by a passive 150k resistor inside of the DRV8320. The motor will be in COAST/Hi-Z. The charge pump is then turned OFF (VCP slowly discharges) and finally DVDD LDO is shut down, which deactivates the logic of the DRV8320 (outside of the wake circuit on the ENABLE pin).

    By the end of the tSLEEP (<1ms), the DRV8320 is completely shut down.

    Thanks,

    Matt