This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

DRV8847: Contain any logic that would preclude pin swapping

Part Number: DRV8847

For my customer...

I’m working on a project with a new motor mechanism and to make board layout easier.  I’m wondering if the DRV8847 contains any logic that would preclude pin swapping.  Of course, the Sense Inputs will follow the respective A or B outputs.

  • Hello, Al,

    I don't fully understand "preclude pin swapping". Why do you have this requirement.

    Please check which operation mode do you want first? 4-Pin Interface; 2-Pin Interface; paralleling mode or Independent Bridge Interface.

    And then, check the Table 3 to 6 logic true tables to see if it can meet your requirement.

  • Here's what he originally sent for his desire.  Does this help answer the question?

    Here’s what I have in mind;

     

    Existing Signals

    Signal In

    Input

    Pin

    Pin

    Output

    Signal Out

    Motor

    STEP_A_P

    IN1

    14

    16

    OUT1

    A_OUT_P

    A+

    STEP_A_N

    IN2

    13

    2

    OUT2

    A_OUT_N

    A-

    STEP_B_N

    IN3

    7

    5

    OUT3

    B_OUT_N

    B+

    STEP_B_P

    IN4

    8

    3

    OUT4

    B_OUT_P

    B-

     

    Proposed Signals

    Signal In

    Input

    Pin

    Pin

    Output

    Signal Out

    Motor

    STEP_B_N

    IN1

    14

    16

    OUT1

    B_OUT_N

    A+

    STEP_B_P

    IN2

    13

    2

    OUT2

    B_OUT_P

    A-

    STEP_A_P

    IN3

    7

    5

    OUT3

    A_OUT_P

    B+

    STEP_A_N

    IN4

    8

    3

    OUT4

    A_OUT_N

    B-

     

    Of course, the Sense Inputs will follow the respective A or B outputs.

  • Al,

    Thank you for your input. I don't think DRV8847 INx pin can be muxed out to different output channels. I would think this should be done on the host controller.