This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

DRV8343S-Q1EVM: There is a phenomenon where the FAULT LED lights up

Part Number: DRV8343S-Q1EVM

Hi TI-team

My customer is verified by rotating the BLDC motor at 120 degrees of current.

The motor is rotating with no load (idle), but the FAULT LED is on all the time.

They checked the cause of the FAULT (0x00) in the SPI register.

In the default register settings, the FAULT could not be checked.

When EN_OLA_A/EN_OLA_B/EN_OLA_C (bits 0, 1, and 2) of the registers of IC2 (0x05) were set to "1b", the OLA (Open Load Active) bit stood in all phases.

Supply 12V power ⇒ Set the enable to H ⇒ Set the level shifter ⇒ PWM output

The FAULT LED lights up when they make a PWM output.

Question

(1) When each OLA (bit 0, 1, 2) is disabled (0b) in IC2 (0x05) of the SPI register, will FAULT (0x00) of the SPI register not be detected and the nFAULT pin of the IC will fall into Lo when OLA is detected ?

(2) Regarding the timing of the VOLA measurement, is it correct to use the voltage at the timing when GLx goes from Hi to Lo and GHx goes from Lo to Hi ?

(3) After powering up the driver IC, the microcontroller outputs a Lo level.

 If I set ENABLE to Hi, then GHx becomes Hi level.

 If I set ENABLE Hi, is it a specification that GHx outputs a high level when I set ENABLE Hi ?

 If it is a specification, is there a way to stop the hi level output ?

 

Best Regards,

Koji Hayashi

  • Hi Koji,

    To answer your questions:

    1. If you look at Table 9 in the datasheet, the Open Load Active (OLA) only reports a fault to the nFAULT pin when EN_OLA_X=1b. When EN_OLA_X=0b no report is made, and no action is taken for recovery. In both cases, the driver and logic are still active. Disabling the EN_OLA_X bits would suppress the reporting of this fault.
    2. This is the correct timing, between GLx HIGH⇒LOW and GHx LOW⇒HIGH.
    3. When you power up the driver IC and after you enable the part, could you take a measurement with a DMM of GHx-SHx? Any phase works for this test. Alternatively, a scope capture with SHx and GHx of the same phase on the the same plot would help me accurately answer this question.

    Thanks for reaching out!

    Best regards,
    Omar

  • Hi Omar-san
    Thank you for response.
    1."only reports a fault to the nFAULT pin when EN_OLA_X=1b."
     What could be the reason why EN_OLA_X=0b also has a Fault LED on it ?
     I will ask the customer to check with me if you tell me where to check.
    2.I understand.
    3.GHx-SHx is 0V (same voltage)
    Best Regards,
    Koji Hayashi
  • Hi Koji-san,

    1. The fault LED should not be illuminated if there is no fault reporting in SPI, could you please show us an image of the board and fault LED? At the same time, please take a screenshot of the GUI fault registers 0x0, 0x1, 0x2, and 0x3, these are all fault registers.

    3. The architecture of our high side driver allows a small leakage current through the GHx/SHx pins when the charge pump is active (DRV ENABLE high), this leakage current is on the order of ~200uA and will be dissipated as soon as the low side FET is turned on during normal switching. GHx - SHx is the VGS voltage of the high side FET and when the high side FET is OFF then GHx will be internally connected to SHx so no VGS voltage can develop and the high side FET is guaranteed to be OFF.

    Best regards,
    Omar

  • Hi Omar-san

    Thank you for response.

    1.I am requesting my customer.
     Please wait.

    3.Let me return to the first question.

    If I set ENABLE Hi, is it a specification that GHx outputs a high level when I set ENABLE Hi ?

    If it is a specification, is there a way to stop the hi level output ?

     

    Best Regards,

    Koji Hayashi

  • Hi Koji-san,

    Glad to help! To further answer question 3, this is a known behavior of the high side gate architecture. There is a small amount of leakage through the high side FET pull up and body diodes, this is why SHx and GHx show voltage. Turning on the low side FETs will dissipate this leakage, but I am going to discuss this with my team tomorrow to see if there are any other good ways to suppress this behavior.

    Best regards,
    Omar

  • Hi Omar-san

    Thank you for response.

    3.This was my customer misunderstanding.

    With the Lo output from the microcomputer, GHx was outputting Lo.

    I apologize for the inconvenience.

    Please ignore question 3.

    1.I don't want to upload images, so can we communicate through friend registration or direct email ?

     

    Best Regards,

    Koji Hayashi

  • Hi Koji-san,

    Sure, send me a friend request on E2E and we can proceed on question 1 over direct message.

    Best regards,
    Omar

  • Hi Omar-san

    Thank you for response.

    I sent a friend registration request.

     

    Best Regards,

    Koji Hayashi

  • Hi Koji-san,

    I have accepted your request and sent you a direct message.

    Best regards,
    Omar

  • Hi Omar-san

    Thank you for accepting an offer.

    Sorry, this error was a misconfiguration of the MCU by my customer.

    The Fault LED no longer lights up due to a change in the MCU settings.

    I would like to close this thread.

     

     

    Best Regards,

    Koji Hayashi

  • Hi Koji-san,

    Great to hear, I'm glad this was resolved. Thanks for reaching out on the E2E forums!

    Best regards,
    Omar