• State TI Thinks Resolved
  • Locked Locked
  • Replies 3 replies
  • Answers 1 answer
  • Subscribers 29 subscribers
  • Views 616 views
  • Users 0 members are here
Support feedback
Options
Options
Similar topics

This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

Original question:

DRV8301: What does D10 FAULT mean in the spec in 7.6.3.1 Status Registers?

DRV8301: FETLC_OC Triggered

Drey Platt
Prodigy 110 points
Part Number: DRV8301

I am currently working with the DRV8301 connected to an STM32F405. I am trying to calibrate my motor with the drive, however I am triggering the FETLC_OC fault. How can I debug this with my oscilloscope to determine what is triggering this? Also what are the know causes of this fault?

  • 0
    TI__Guru 63420 points

    Drey,

    Thanks for posting on the MD forum!

    You are seeing a Vds fault of the Low side channel C FET. Please use a scope to check the FET Drain to Source voltage.

    Likely you will see that this is tripping the limit set by the OC_ADJ_SET register Vds setting which controls at what voltage the FET Vds trips the overcurrent.

    Regards,

    -Adam

  • 0 in reply to Adam Sidelsky
    Prodigy 110 points

    Adam,

    Thank you for your prompt response! I have ordered a differential probe in order to get a clean measurement of the Vds on the low side c channel fet. Once that arrives I will upload a screenshot of the signal. Thank you for all your help!

  • 0 in reply to Drey Platt
    TI__Guru 63420 points

    Drey,

    Since the Low Side FET is ground referenced, you may be able to get a good view of it with a normal single ended probe.

    A differential probe is only really needed for the High side FET since it's source is referenced to the switch node (VBUS voltage).

    Regards,

    -Adam