• State
  • Locked Locked
  • Replies 1 reply
  • Subscribers 98 subscribers
  • Views 802 views
  • Users 0 members are here
Support feedback
Options
Options
Related

This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

BT-PCM through McBSP

Prakash Divate
Intellectual 755 points
Other Parts Discussed in Thread: SYSCONFIG

Hi

We have ported Android JB 4.2.5P1 onto our OMAP4430 based custom board.

We have a problem when we are trying to use the BT capture on our board.

Following is our configuration:

We have connected BT to McBsp 2 line. In kernel, BT Capture & Playback are mapped to mcbsp2 on our board.

When we turn on BT SCO app to enable Music audio profile, the system & the console freezes,  and if we disconnect the BT headset, the system resumes back.

I tried to dump the McBSP registers, but there is a crash when i try to dump because the registers are not accessible. Some research led me to a point that the specific clocks to McBSP should be enabled, only then i would be able to dump the registers. Could someone tell me which clock i should enable so that i can dump the McBSP registers and know whats happening ?

Also can someone guide me through this whole BT McBSP problem I'm facing?

Regards

Prakash

  • 0
    TI__Mastermind 29520 points

    Hello Prakash,

    The McBSP2 clock signals are provided from PRCM in OMAP4430.

    Refer to section 3.6.3.2.3 CM1_ABE Clock Generator for more information about McBSP clock configuration in OMAP4430 TRM.

    Clock signals for McBSP2 are:

            PRCM                McBSP

    1. ABE_ICLK2  -->   McBSP2_ICLK

    2. AUDIO_RST -->  McBSP2_RST

    3. McBSP2_FCLK --> McBSP2_FCLK

    4. Register CM1_ABE_MCBSP2_CLKCTRL[25:24] CLKSEL_SOURCE enables MUX clks which selects McBSP2_FCLK or abe_clks.

    For proper clock configuration use OMAP4430 Clock Tree Tool (v1.7.0.10) , it will help to see register settings for McBSP2 clocks in PRCM.

    If the registers are not accessible, it is possible the power domain for McBSP2 not to enable. The McBSP2 belongs to PD_AUDIO and check register - PM_ABE_PWRSTCTRL[1:0]  POWERSTATE  and  PM_ABE_PWRSTCTRL[4]  LOWPOWERSTATECHANGE to change power state of the power domain.

    Register CM1_ABE_MCBSP2_CLKCTRL  manages MCBSP2 clocks.

    After PRCM configuring, check the following registers if McBSP2 is actived:

    MCBSPLP_SYSCONFIG_REG[9:8] CLOCKACTIVITY

    MCBSPLP_SYSCONFIG_REG[4:3] SIDLEMODE

    MCBSPLP_PCR_REG[14] IDLE_EN

    MCBSPLP_PCR_REG[6] CLKS_STAT CLKS pin status.

    Best regards,

    Yanko