Hello,
I just wanted some clarification on the following statement:
"RT pins of both master and slave device must be connected to a resistor matching the frequency of the external clock being used. See Figure 18 for reference."
This mean that the RT pin of the master and slave should have its own RT resistor to GND (two resistors), correct?
Also clarification on this statement:
"Since the master device controls the compensation, soft start and enable networks, the factor of 2 must be taken into account when calculating the components associated with these pins."
So for example if I wanted 4ms for SS. I would put a 20nF cap, correct?
In regards to the compensation, do I simulate for half of the load then once I'm settled on values for the compensation network, just double them?
Thanks,