Hi team,
In page 28 of datasheet, it says that "A 10-Ω resistor RBIAS in series with bias supply and VDD pin is recommended to make the VDD ramp up time
larger than 20 μs to minimize LO and HO rising as shown in Figure 45". Why Lo and Ho will rise as the ramp up of VDD?
Thanks
Naizeng