• State TI Thinks Resolved
  • Locked Locked
  • Replies 1 reply
  • Answers 1 answer
  • Subscribers 64 subscribers
  • Views 337 views
  • Users 0 members are here
Support feedback
Options
Options
Related

This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

Original question:

TPS7A11: Output capacitance when driving an FPGA

TPS7A11: INPUT CAP

James Zhan
Expert 4365 points
Part Number: TPS7A11

Hi team,

Why are we suggestion 2.2uF input cap on this part, is it okay to use 1uF or other cap?

Thanks.

  • 0
    TI__Guru 50025 points

    Hi James,

    The minimum capacitance specification can be for a number of things. It could be for stability under normal operation, stability under more extreme circumstances such as short-circuit condition, DC bias capacitance derating, etc. The minimum specification accounts for all of this; if the customer wanted to use a 1uF input capacitor for instance, they could likely get away with it if they used a high-quality capacitor that has a capacitance that is pretty flat over the DC bias range, but we do not recommend doing this. We only guarantee performance if the part is used within the datasheet specification. 

    Regards,

    Nick