hi there,
as tittle, I would like to know how to calculate R14~R17 power dissipation design margin. thank you.
This thread has been locked.
If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.
hi there,
as tittle, I would like to know how to calculate R14~R17 power dissipation design margin. thank you.
Hi Roger,
To calculate the power you would do cell voltage/balancing current(based on resistor chosen). As far as the design margin goes, that would depend on your specific design. The design margin would just be to have it high enough so you don't burn your FETs and so the resistors can handle the desired cell balancing current.
Best,
Jessica