This thread has been locked.
If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.
Is the Power Good output purely based on a voltage comparison between the VOUT level and the target VOUT level? Or are additional signals used in the logic also? For instance, is Power Good also gated by the enable input?
Thanks,
Scott
Hi Scott,
that is right, PG state is decided by Vout level directly.
Regards