Hi
I would like to know if the SYNC input clock signal duty cycle has an impact on performances ?
tSYNC_MIN time is 80ns minimum
Thanks
Yves
This thread has been locked.
If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.
Hi
I would like to know if the SYNC input clock signal duty cycle has an impact on performances ?
tSYNC_MIN time is 80ns minimum
Thanks
Yves
Hey Yves,
While the duty cycle of the clock doesn't matter, note that the tSYNC_MIN parameter is both a minimum off time and minimum on time.
As long as this is followed the duty cycle shouldn't matter.
Thanks,
Daniel