• State Resolved
  • Locked Locked
  • Replies 3 replies
  • Subscribers 63 subscribers
  • Views 207 views
  • Users 0 members are here
Support feedback
Options
Options
Related

This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

TLC6C5748-Q1: Any concern to put the TLC6C5748-Q1 as below?

Frank(EP) Liu
Expert 4850 points
Part Number: TLC6C5748-Q1

hi,

my customer's panel is curve. so, they want to have 2 drive board and put 12 pcs of TLC6C5748-Q1 on each side board.

there is cable to connect each other. 

Is there any concern to do like this?

BR,

frank

  • 0
    TI__Mastermind 31585 points

    Hi, frank

    I cannot understand this picture well.

    Do you mean that the SOUT will go across two board and connect to the MCU directly? Because the SIN&SOUT can only across the device once.

  • 0 in reply to Zhiqian Wu
    TI__Expert 4850 points

    Zhiqian,

    MCU sends out the SDA\SLK\GSCLK\LAT. but the panel is big and separated to two boards.

    The length would be around 700mm. Any concern on communication for long trace?

    How do we add buffer for this? suggest buffer IC?

    BR,

    frank

  • +1 in reply to Frank(EP) Liu
    TI__Mastermind 31585 points

    Hi, Frank

    Can you tell me the customer and the EE of this project? If CISPR 25 is required, there will be more concern in EMI part.

    Here are the brief suggestion.

    1) Add the buffer at the input of each board

    2) Choose as lowest frequency of SCLK&GCLK as you can

    3) 4Layer is better than 2Layer, but it is more expensive

    4) Signal integrity is needed in layout

    For more details, we can talk in emails.