Is there any issue with powering the LM5116 from an LDO such that the voltage going to the power stage (drain of high side FET) is higher than the voltage powering the Vin pin of the chip?
I wouldn't think this would be an issue as there is an LDO internal to the IC anyway, but wanted to see if there are any gotchas here.