This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

UC3824: UC3824 .net files for simulation in PSpice for TI

Part Number: UC3824
Other Parts Discussed in Thread: UCC21530-Q1

Hi, 

I'm want to simulate a buck converter circuit with the UC3824 in PSpice for TI. Unfortunately I can't find the .olb files in the included TI parts library, even under this directory: Texas Instruments/Power management/AC|DC & isolated DC|DC switching regulators/PWM controllers. 

I have also tried following this guide: https://training.ti.com/pspice-ti-3rd-party-model-import

However, the CAD files for the UC3824 are .xml files, not .net files as specified in the video. In the Ultra Librarian, I chose: Cadence -> OrCAD Capture v17.2

Can anyone provide me with the UC3824 .net files or the specific directory in the TI parts library?

Thank you,

-John

  • Hi John,

    For UC3824 controller, we didn't have simulation model for Pspice software.

    Regards

    Jerry Xu

  • Ok. Would you be willing to help me with implementing the UC3824?

    My group project is a buck converter to output 600VDC at 2A while the input ranges from 600V-850VDC at 1.6A. My task is to make a secondary 15V power rail for the PWM controller and gate driver (UCC21530-Q1) and install the PWM controller correctly. I have been struggling to figure out how much current the UC3824 consumes. According to page 2 of the data sheet, the absolute maximum power dissipation is 1W, so if I provide it with 15V, will it consume  up to 1/15th of an amp? My other concern is how to connect the UC3824 to the rest of the circuit. See this sketch: https://drive.google.com/file/d/1XBHfPmwRVDWiaZ6wXQsFZr5LtnDjGY-y/view?usp=sharing

    I have left out some pins for simplicity. The voltage dropper/scaler devices will consist of resistors and diodes to scale down the voltage from the main rail. The line with the linear regulator will be the secondary power rail supplying the PWM IC and gate driver. The Vref600 line will hold a scaled down reference voltage that will act as a target voltage. The Vactual line will hold a scaled down voltage representing the real voltage on the input line. Is this the correct way to set up the UC3824?