Because of the Thanksgiving holiday in the U.S., TI E2E™ design support forum responses may be delayed from November 25 through December 2. Thank you for your patience.

  • State Resolved
  • Locked Locked
  • Replies 1 reply
  • Subscribers 64 subscribers
  • Views 217 views
  • Users 0 members are here
Support feedback
Options
Options
Similar topics

This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

TPS61194-Q1: questions about start up and shutdown sequence

Atsushi Hirai
Expert 4120 points
Part Number: TPS61194-Q1
Other Parts Discussed in Thread: TPS61194

Hi team,

I received some questions about TPS61194-Q1 start up and shutdown sequence. Please support.

  1. Figure 19 mentions the period T = 50us from VDDIO/EN to LDO shutdown. I think the CLDO is 1uF. My customer is using 2.2uF for CLDO but, is there any effect for the shutdown period?
  2. Figure 18 mentions BOOST START=50ms but actual BOOST START time is much much shorter as shown in Figure 23. Please provide correct value of BOOST START time.
  3. How much tolerance should we expect for SOFT START time of 65ms and BOOST START time?(expected answer is +/-10% or so)
  4. My customer controls an OUT-pin by transistor and turn off the channel if the LCD has only 3 strings. When does TPS61194 sample the OUT pin voltage to check use or unuse?

Regards,