We are using UCC28950 in Slave mode.
There is a problem that the timing of the falling edge of the SYNC pin and the gate output sometimes shift.
If it is operating normally, it is considered that the falling edge of the SYNC pin and the internal CLK are synchronized,
and then OUT-A and B are output. However, sometimes OUT-A and B are output before the falling edge.
I think it is the effect of noise on the SYNC pin, and I am thinking of connecting a CR filter.
So, please tell me the following.
1. Is there a recommended slew rate for the falling edge?
2. Is there an upper limit to the capacitor capacity that can be connected?
Thank you.